|
Saving layer sets
|
|
1
|
27
|
February 15, 2026
|
|
How To defeat "Pad is not connected to any signal"
|
|
3
|
42
|
February 13, 2026
|
|
Wrong email notification
|
|
3
|
37
|
February 11, 2026
|
|
ERC and DRC Report
|
|
4
|
55
|
February 8, 2026
|
|
Import single part library in Eagle Format
|
|
2
|
56
|
February 5, 2026
|
|
Library problems during migration to V2.0
|
|
8
|
138
|
February 5, 2026
|
|
Rev 2.0 new Library Name limited to 20 characters
|
|
1
|
37
|
February 3, 2026
|
|
Symbol grid spacing on V2
|
|
1
|
68
|
February 3, 2026
|
|
Bug: ground planes in V2
|
|
1
|
66
|
February 2, 2026
|
|
Portrait monitor, Dual monitor
|
|
3
|
62
|
February 1, 2026
|
|
Help for my first design Please!
|
|
3
|
42
|
January 29, 2026
|
|
Empty MPN and Manufacturer in BOM
|
|
1
|
49
|
January 29, 2026
|
|
Device name Bill of material
|
|
2
|
27
|
January 28, 2026
|
|
How to save Project with new name?
|
|
6
|
72
|
January 27, 2026
|
|
Teardrop pad connections?
|
|
3
|
43
|
January 24, 2026
|
|
New user, 1st board pretty simple questions
|
|
11
|
181
|
January 22, 2026
|
|
What layers get printed by silk screen?
|
|
5
|
87
|
January 22, 2026
|
|
Is it possible to create panelized boards in 2.0?
|
|
1
|
36
|
January 22, 2026
|
|
Empty segment of net
|
|
3
|
41
|
January 19, 2026
|
|
Creating New Component
|
|
3
|
91
|
January 14, 2026
|
|
Delete segment of trace
|
|
3
|
42
|
January 7, 2026
|
|
Component signals assignment
|
|
5
|
54
|
January 3, 2026
|
|
Enhancement Proposal: Export to CircuiTikZ (.tex) for IEEE Publication-Quality Schematics
|
|
1
|
39
|
January 2, 2026
|
|
HX711 library element
|
|
0
|
37
|
December 17, 2025
|
|
A few questions
|
|
6
|
149
|
November 25, 2025
|
|
Dimensioning pcb drawing
|
|
4
|
118
|
November 18, 2025
|
|
Import of an EAGLE sch/brd - glitch
|
|
12
|
165
|
November 1, 2025
|
|
Success story: librePCB running on Sequoia OCLP (macOS 15.7.1)
|
|
3
|
70
|
October 29, 2025
|
|
Code signing
|
|
2
|
137
|
October 28, 2025
|
|
3D not shown
|
|
2
|
81
|
October 24, 2025
|